An Adaptive Downsampling FPGA-Based TDC Implementation for Time Measurement Improvement

Simple item page
dc.contributor.authorEvangelos Dikopoulos
dc.contributor.authorMichael Birbas
dc.contributor.authorAlexios Birbas
dc.date.accessioned2024-03-28T11:00:24Z
dc.date.available2024-03-28T11:00:24Z
dc.identifier.urihttps://tustorage.ulb.tu-darmstadt.de/handle/tustorage/1585
dc.rights.urihttps://creativecommons.org/licenses/by/4.0/
dc.titleAn Adaptive Downsampling FPGA-Based TDC Implementation for Time Measurement Improvement
dc.typepdf
dspace.entity.typeDistribution
relation.isDatasetOfDistribution72945510-2fe2-4454-8c8d-b0707c6c10e7
relation.isDatasetOfDistribution.latestForDiscovery72945510-2fe2-4454-8c8d-b0707c6c10e7

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
chips-01-03-00012.pdf
Size:
1.32 MB
Format:
Adobe Portable Document Format
Download

Collections

2022