A CMOS Voltage Reference with Output Voltage Doubling Using Modified 2T Topology

Simple item page
dc.contributor.authorJunyao Li
dc.contributor.authorPak Kwong Chan
dc.date.accessioned2024-03-28T11:00:17Z
dc.date.available2024-03-28T11:00:17Z
dc.identifier.urihttps://tustorage.ulb.tu-darmstadt.de/handle/tustorage/1577
dc.rights.urihttps://creativecommons.org/licenses/by/4.0/
dc.titleA CMOS Voltage Reference with Output Voltage Doubling Using Modified 2T Topology
dc.typepdf
dspace.entity.typeDistribution
relation.isDatasetOfDistributiona758c28a-4403-4f3c-8104-cb179c0664fe
relation.isDatasetOfDistribution.latestForDiscoverya758c28a-4403-4f3c-8104-cb179c0664fe

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
chips-01-03-00015.pdf
Size:
1022.48 KB
Format:
Adobe Portable Document Format
Download

Collections

2022