A CMOS Voltage Reference with Output Voltage Doubling Using Modified 2T Topology

datacite.relatedItem.firstPage218
datacite.relatedItem.issue3
datacite.relatedItem.relatedIdentifierTypeISSN
datacite.relatedItem.relatedItemIdentifier2674-0729
datacite.relatedItem.relationTypeIsPublishedIn
datacite.relatedItem.titleChips
datacite.relatedItem.volume1
dc.contributor.authorJunyao Li
dc.contributor.authorPak Kwong Chan
dc.date.accessioned2024-03-28T11:00:16Z
dc.date.available2024-03-28T11:00:16Z
dc.date.issued2022
dc.identifier.doihttps://doi.org/10.3390/chips1030015
dc.identifier.otherjz000027-0007
dc.identifier.urihttps://tustorage.ulb.tu-darmstadt.de/handle/tustorage/1576
dc.publisherMDPI AG
dc.rights.urihttps://creativecommons.org/licenses/by/4.0/
dc.subject.ddc621.3
dc.titleA CMOS Voltage Reference with Output Voltage Doubling Using Modified 2T Topology
dcat.distribution.pdfhttps://tustorage.ulb.tu-darmstadt.de/handle/tustorage/1577
dcat.distribution.supplierxmlhttps://tustorage.ulb.tu-darmstadt.de/handle/tustorage/1578
dspace.entity.typeDataset
relation.isDistributionOfDataset18525932-7470-4a13-a546-50871e96715c
relation.isDistributionOfDataset2f01cb63-9baf-4ea7-9804-9a1175ec58dc
relation.isDistributionOfDataset98fe2aed-a890-4c59-914b-661ac292edfa
relation.isDistributionOfDataset.latestForDiscovery18525932-7470-4a13-a546-50871e96715c
wdm.archivematicaaipuuid.original0a40abab-5cbd-4022-b382-70c27bd05a6c

Files

Collections